2. Adaptive Computing Support
  3. Design Hubs
  4. Vivado 2020.1 - High-Level Synthesis (C based)

Vivado 2020.1 - High-Level Synthesis (C based)

Additional Learning Materials

Additional Learning Materials

Methodology GuidesDesign FilesDate
 UG1270 - Vivado HLS Optimization Methodology Guide 04/04/2018
VideosDesign FilesDate
 Using the Vivado HLS Tcl Interface 12/14/2012
 Floating Point Design with Vivado HLS 09/17/2013
 Using Vivado HLS SW Libraries in your C, C++, System C Code 09/17/2013
 Generating Vivado HLS block for use in System Generator for DSP 09/17/2013
 Using Vivado HLS C/C++/System C block in System Generator 12/14/2012
 Vivado HLS In-depth Technical Overview 09/23/2013
Application NotesDesign FilesDate
 XAPP1341 - PID Controller Design with Model ComposerDesign Files03/14/2019
 XAPP1317 - Scalable Floating-Point Matrix Inversion Design Using Vivado High-Level SynthesisDesign Files10/02/2017
 XAPP1300 - Demystifying the Lucas-Kanade Optical Flow Algorithm with Vivado HLSDesign Files02/03/2017
 XAPP1299 - Designing a Digital Up-Converter using Modular C++ Classes in Vivado High Level Synthesis ToolDesign Files12/10/2016
 XAPP1273 - Reed-Solomon Erasure Codec Design Using Vivado High-Level SynthesisDesign Files03/14/2016
 XAPP1236 - Multi-Channel Fractional Sample Rate Conversion Filter Design Using Vivado High-Level SynthesisDesign Files12/15/2016
 XAPP1209 - Designing Protocol Processing Systems with Vivado HLSDesign Files08/08/2014
 XAPP599 - Floating-Point Design with Vivado HLS 09/20/2012
 XAPP1163 - Floating-Point PID Controller Design with Vivado HLS and System Generator for DSPDesign Files01/23/2013
 XAPP1170 - A Zynq Accelerator for Floating Point Matrix Multiplication Designed with Vivado HLSDesign Files01/21/2016
 XAPP1173 - Implementing Carrier Phase Recovery Loop Using Vivado HLSDesign Files05/02/2013
White PapersDesign FilesDate
 WP491 - Reduce Power and Cost by Converting from Floating Point to Fixed Point 03/30/2017
 WP452 - Adaptive Beamforming for Radar: Floating-Point QRD+WBS in an FPGA 06/24/2014
TrainingDesign FilesDate
 C-based Design: High-Level Synthesis with the Vivado ML Tool